| Document |
Document Title |
|
WO/2024/039775A1 |
In an example, a circuit (200) includes a first signal path (212) including a first filter (202A) having a first number of taps and having an input and an output. The circuit (200) also includes a combiner (208) having first and second i...
|
|
WO/2024/039428A1 |
Techniques for efficient compression of sensor data are described herein. In an example, metrology data is received from a metrology device, the metrology data comprising one or more of: voltage (V) data; current (A) data; resistive powe...
|
|
WO/2024/039701A1 |
Drift-diffusion dynamics is investigated in a one-dimensional (1D) exciton guide at room temperature. Spatial engineering of the exciton energy in a WSe2 monolayer is achieved using local strain to confine as well as direct exciton trans...
|
|
WO/2024/038637A1 |
This digital phase shifter comprises: a plurality of digital phase shift circuit groups in which a plurality of digital phase shift circuits are cascade connected; and one or more bend-type connection parts connecting two of the digital ...
|
|
WO/2024/039261A1 |
A single-supply apparatus for signal transmission comprises two operational amplifiers (OA), two transistors, a resistor, a feedback circuit (FC), and a current setter. An output of the first OA is connected to a first electrode of the f...
|
|
WO/2024/039610A1 |
A radio-frequency (RF) push-pull amplifier circuit that includes: a first transistor; a transformer; and a first matching circuit comprising at least one capacitor and at least one inductor, in which an input of the first matching circui...
|
|
WO/2024/038875A1 |
Provided is an elastic wave device that makes it possible to achieve miniaturization of a filter device, and to reduce insertion loss. An elastic wave device 10 according to the present invention comprises: a piezoelectric layer 14 of ...
|
|
WO/2024/037157A1 |
An adjustable time delay circuit. The circuit comprises: a first adjustment module, comprising a first input end and a control output end; a second adjustment module, comprising a second input end and a first output end; a third adjustme...
|
|
WO/2024/036634A1 |
An encoding method and apparatus, and a decoding method and apparatus. The encoding method comprises: a transmitting end acquires a first bit sequence, and then performs LDPC encoding on the first bit sequence on the basis of a check mat...
|
|
WO/2024/038568A1 |
A physical encryption device according to the present disclosure comprises: a probabilistic shaping encoding unit (101) that executes probabilistic shaping on a plurality of bits inputted from the outside; an error correction encoding un...
|
|
WO/2024/037840A1 |
Systems, compute-implemented methods, and computer program products to facilitate automated waveform validation are provided. According to an embodiment, a system can comprise a processor that executes computer executable components stor...
|
|
WO/2024/037209A1 |
Embodiments of the present application disclose a bone conduction microphone, headphones and a communication apparatus, which may be applied in a scenario in which wireless communication is used for calling a remote party, has a good noi...
|
|
WO/2024/040108A1 |
Track plans to improve clock skew arc disclosed. In one aspect, a node array includes a plurality of nodes with clock distribution circuitry configured to distribute a clock signal to each of the nodes. The clock signal propagates in at ...
|
|
WO/2024/038981A1 |
Disclosed is a memory device including a memory cell storing data by operations of word lines and bit lines. The memory device comprises: switches that form word lines and bit lines in rows and columns and are connected to the word lines...
|
|
WO/2024/039978A1 |
Techniques and apparatus for reducing sensitivity (e.g., less gain variation due to parasitic capacitance) in dynamic amplifiers. One example dynamic amplifier generally includes a pair of differential input transistors, a pair of cross-...
|
|
WO/2024/038448A1 |
The present disclosure relates to the technique, including systems and methods, for use in analog-to-digital conversion (ADC). A sampling system is presented for sampling an input analog signal including a train of pulses of a predetermi...
|
|
WO/2024/038924A1 |
A communication device determines an input u_n to a polar code on the basis of a length N of the polar code, a length K of the information block, and a polar sequence of Q N-1 0 = {Q0,, Q1,..., QN-1} having a length N and determines bits...
|
|
WO/2024/031746A1 |
Provided in embodiments of the present disclosure are a delay phase-locked loop, a clock synchronization circuit and a memory. The delay phase-locked loop comprises a preprocessing module, which is configured to receive an initial clock ...
|
|
WO/2024/034003A1 |
This soft decision device, which performs a soft decision with respect to the (n+1)-th symbol of a transmission signal the symbol multivalued degree of which is m, comprises a control unit that: estimates, on the basis of an estimated tr...
|
|
WO/2024/035534A1 |
Techniques are provided for a radiation hardened memory system. A memory system implementing the techniques according to an embodiment includes a redundancy comparator configured to detect differences between data stored redundantly in a...
|
|
WO/2024/035989A1 |
A low-power phase interpolator circuit has a phase generator that receives an input clock signal and uses the input clock signal to generate multiple intermediate clock signals with different phase shifts; a phase rotator circuit that ou...
|
|
WO/2024/034154A1 |
The present invention provides a soft decision device that performs a soft decision on the (n+1)th symbol of a transmitted signal with a symbol multi-value degree of m, the soft decision device comprising a control unit that estimates a ...
|
|
WO/2024/035562A1 |
Disclosed is a method of wireless communication. The method is performed at a first wireless node. The method comprises: obtaining a sequence of bits to be encoded, selecting a puncturing pattern from a plurality of puncturing patterns, ...
|
|
WO/2024/033765A1 |
A team polar decoder, TPD, (340) includes polar decoders, PPDs, (410), connected to a channel (330), and a team decision maker, TDM, (420) connected to the PPDs and a destination (350) Component polar decoders, CPDs, (410-m) decode a pol...
|
|
WO/2024/034872A1 |
According to an embodiment, an electronic device for wirelessly transmitting power may include: a first resonator including a first coil; a second resonator including a second coil having a size different from that of the first coil; an ...
|
|
WO/2024/033600A1 |
Switching amplifier circuitry for driving an inductive load, the switching amplifier circuitry 5 comprising modulator circuitry and output stage circuitry, wherein the switching amplifier circuitry is configured to: while the modulator c...
|
|
WO/2024/032411A1 |
A power amplifier and a control method therefor, and a communication device. The power amplifier comprises a signal input end (400), a signal output end (500), and a first signal branch and a second signal branch that are arranged in par...
|
|
WO/2024/034734A1 |
The present invention relates to a NAF memory device in which a NAND flash memory and a flip-flop are coupled together, and an operating method thereof, wherein, by configuring a NAF memory in which a flip-flop is fused to a NAND memory ...
|
|
WO/2024/032882A1 |
Embodiments of the invention relate to an acoustic resonator device (100) for excitation of bulk acoustic waves (BAW) with enhanced power handling capabilities. The acoustic resonator device (100) has a composite piezoelectrical platelet...
|
|
WO/2024/032136A1 |
Disclosed in embodiments of the present disclosure are an offset calibration circuit and a memory. The offset calibration circuit comprises an adjustable delay circuit, a phase detection circuit and a phase adjustment control circuit. Th...
|
|
WO/2024/033963A1 |
This amplifier (Trc, Trp) uses GaN HEMTs. A diode linearizer (LNZ) and a variable attenuator (VATT) are connected in series to inputs of the amplifier (Trc, Trp). A peak detector (DET) detects a peak value of a drain voltage of the ampli...
|
|
WO/2024/031208A1 |
Methods, systems, and devices for wireless communications are described. A device may obtain information bits and perform a two-stage encoding operation using the information bits. As part of the two-stage encoding procedure, the device ...
|
|
WO/2024/031979A1 |
The present application relates to an optimized expectation propagation detection method and a signal detection apparatus. The method comprises: first, acquiring code information of a uncoded bit sequence, modulation information, a chann...
|
|
WO/2024/031169A1 |
A module for modulation and demodulation using two substantially identical self-oscillating mixers (SOMs) injection-locked at a coupling frequency, providing a simple compact, low power, highly efficient receiver, transmitter or transcei...
|
|
WO/2024/033993A1 |
This distortion compensation device (2) is configured to comprise: a to-be-amplified signal acquisition unit (21) for acquiring a to-be-amplified signal, that is, a signal to be subjected to power amplification by a power amplifier (4); ...
|
|
WO/2024/036025A2 |
An apparatus, including a positive input for an input differential signal; a negative input for the input differential signal; a positive output for an output differential signal; a negative output for the output differential signal; a f...
|
|
WO/2024/035567A1 |
A first device may select a base graph from a plurality of base graphs based on one or more of (a) a decoding complexity of a second device, (b) a device category of the second device, (c) a capability of the second device, (d) a decoder...
|
|
WO/2024/032440A1 |
A surface acoustic wave resonance apparatus and a forming method therefor, which relate to the technical field of semiconductors. The surface acoustic wave resonance apparatus comprises: a piezoelectric substrate; and an electrode struct...
|
|
WO/2024/032553A1 |
A broadband power amplifier, a broadband power amplification method, an electronic device, and a computer-readable storage medium. The broadband power amplifier comprises: a first balanced power amplifier (100), used to receive a first r...
|
|
WO/2024/031992A1 |
Provided in the present invention is a thermopile pixel, comprising: 2*N thermocouples, which are connected in series, wherein the head end and the tail end of the thermocouples, which are connected in series, serve as differential outpu...
|
|
WO/2024/031286A1 |
Provided in the present application are a data processing method, apparatus and device. In the method, a new polar code coding matrix G is designed. When a terminal device codes, by using the coding matrix G, information bits to be coded...
|
|
WO/2024/034682A1 |
This Doherty amplification circuit comprises: a carrier amplifier for amplifying high-frequency signals; a peak amplifier for amplifying high-frequency signals; and a control circuit including a first pass-characteristics-variable circui...
|
|
WO/2024/033320A1 |
A drive device (100) for driving at least one actuator (200) for actuating an optical element (310) of an optical system (4, 10), comprising an end stage (110), which is configured to boost an input voltage (V1) using a quiescent current...
|
|
WO/2024/034603A1 |
Provided is an elastic wave device that makes it possible to reduce the size of a filter device, and to suppress degradation of filter characteristics. An elastic wave device 10 according to the present invention comprises: a piezoelec...
|
|
WO/2023/204878A9 |
This invention comprises an integrated circuit in CMOS technology which can act as a regular sequential logic latch, having one data signal input, or as a voting latch, having three data signal inputs. The circuit schematic of this integ...
|
|
WO/2024/033456A1 |
An electric circuit (7) for interrupting a power circuit, comprising - at least one semiconductor switch (11) for interrupting the power circuit; - at least one snubber circuit (12) for damping voltage peaks, wherein the snubber circuit ...
|
|
WO/2024/035495A1 |
A power management circuit is provided. Herein, a transceiver circuit is configured to generate a modulated differential signal that includes information related to a time-variant amplitude of a radio frequency (RF) signal. Accordingly, ...
|
|
WO/2024/033742A1 |
The present invention provides a novel signal output circuit. The present invention provides a shift register which has a signal output circuit that comprises a vertical channel transistor. The present invention enables the achievement o...
|
|
WO/2024/035160A1 |
The present disclosure relates to a 5G or 6G communication system for supporting a higher data transmission rate. A power amplifier according to the present disclosure comprises: a signal processor; a control circuit electrically connect...
|
|
WO/2024/031797A1 |
An addressable test array, for use in solving the problems of low test structure area utilization rate and low test process time utilization rate. The addressable test array comprises a plurality of addressable on-off controllable low-le...
|
