| Document |
Document Title |
|
WO/2024/008798A1 |
The present disclosure regards a method for compression of a signal, of length, comprising data, the method comprising the steps of at least for a first level of decomposition, transforming the signal based on a first sparse matrix, of s...
|
|
WO/2024/011010A1 |
A battery management system configured to couple to at least one battery module, the battery management system includes a contact configured to couple between the at least one battery module and a machine, a sensor configured to sense an...
|
|
WO/2024/008312A1 |
A switched-element digital-to-analog converter (DAC) circuit for use, for example, in a successive-approximation register, SAR, analog-to-digital converter, ADC. The DAC circuit comprises a pool of unary circuit elements (410), each havi...
|
|
WO/2024/008695A1 |
A controllable power switching device (10) has a power switch (11) for switching a power supply line (2i), a control input (12) for receiving a control command (Sb) and for generating a control switching signal (Rss) according to the con...
|
|
WO/2024/007728A1 |
A matching circuit (20) and a power amplification circuit. The matching circuit (20) comprises a first matching structure (21), a second matching structure (22), and a third matching structure (23) sequentially connected in series to a p...
|
|
WO/2024/008299A1 |
A transmitter is disclosed for operation with restricted power consumption. The transmitter comprises a signal generation oscillator configured to provide a signal for transmission, a phase-locked loop (PLL) configured to calibrate an os...
|
|
WO/2024/007727A1 |
A power amplifier, comprising: a first-stage amplification circuit (11), a second-stage amplification circuit (12) connected to an output end of the first-stage amplification circuit (11), and a third-stage amplification circuit (13) con...
|
|
WO/2024/007756A1 |
Provided in the present application are a determination method and apparatus for a superconducting impedance transformation parametric amplifier, a superconducting impedance transformation parametric amplifier, an electronic device, a co...
|
|
WO/2024/009363A1 |
The pulse generation circuit according to the present disclosure comprises: a switch which is capable of delivering a first current discharged from a first capacitor, which has been charged, to the primary-side winding of a saturable tra...
|
|
WO/2024/009294A1 |
An electrical power switch, the power switch comprising: a pair of substantially parallel half bridges; a printed circuit board (PCB) controller operable to turn ON and turn OFF the half bridges; power terminals for coupling a high energ...
|
|
WO/2024/005515A1 |
An electronic device (103) that wirelessly receives power, according to one embodiment, may comprise: a power reception circuit including a coil (221); an impedance compensation circuit (230) electrically connected to the power reception...
|
|
WO/2024/002237A1 |
Embodiments of the present application relate to the technical field of resonators, and provide a surface acoustic wave resonator, a filter, and a communication device. The surface acoustic wave resonator can achieve a flat slowness curv...
|
|
WO/2024/005919A1 |
A system and method which compensates for phase mixer circuit non-linearities within a clock and data recovery (CDR) system during active operation. The CDR system includes compensation circuitry and phase accumulation circuitry. The com...
|
|
WO/2024/006590A1 |
One or more examples relate to a method. The method may include: comparing a first value and a second value, the first value representing a duty cycle of a reference clock and the second value representing a duty cycle of an output clock...
|
|
WO/2024/000027A1 |
A food processor (100) including: a base (102) having a mechanism (118) that is operated using electrical power to cause processing of food; a vessel (104) removably mounted on the base (102) and including a bottom wall (108), a side wal...
|
|
WO/2024/006183A1 |
Techniques for controlling a switching converter. In an example, the converter includes a switching element and a logic circuit. The switching element includes a plurality of parallel- coupled transistors (S1a-b). The logic circuit (203)...
|
|
WO/2024/004731A1 |
This electrical field sensor apparatus comprises: an antenna device that has a dipole structure for receiving an electrical field and that has a first antenna element connected to or in contact with the ground and a conductor body presen...
|
|
WO/2024/003515A1 |
An apparatus (601) for controlling the dynamic range of a force sensing device comprises a plurality of drive lines (606) and a plurality of sensing lines (607) arranged to provide a plurality of intersections defining a plurality of key...
|
|
WO/2024/004607A1 |
The present technology pertains to a data-processing device and a data-processing method which make it possible to output, with a simple structure, an appropriate multi-level signal having a desired multi level, in data transfer using a ...
|
|
WO/2024/005975A1 |
A domain control circuit includes a power regulator to supply power for a first domain on a power rail and a sequencing circuit to control the power regulator, and a clock gate signal to activate the domain. The sequencing circuit receiv...
|
|
WO/2024/001087A1 |
Disclosed in the present invention are a preparation method for a film bulk acoustic resonator, and a film bulk acoustic resonator. The resonator comprises a silicon substrate, a bottom electrode layer, a piezoelectric layer and a top el...
|
|
WO/2024/005845A1 |
This disclosure describes systems, methods, and devices related to for low-density parity-check (LDPC) Wi-Fi coding and decoding. A device may identify a first base matrix to generate LDPC codewords of 1944 bits; identify a mask matrix t...
|
|
WO/2024/001458A1 |
The present application discloses a radio frequency front-end module and an electronic device. The radio frequency front-end module comprises a first balun, a differential amplification circuit connected to the first balun, and a bias ci...
|
|
WO/2024/003001A1 |
The invention concerns a layer for an acoustic device, in particular for a micro acoustic radio frequency device. According to the invention, the layer has essentially a composition SiOxCyNz, wherein x, y and z > 0. Furthermore, the inve...
|
|
WO/2024/006069A1 |
Circuits and methods for an LNA that enable selection of a first mode providing high gain with wide output impedance matching, and a second mode providing wideband output impedance matching with improved NF and linearity at moderate gain...
|
|
WO/2024/004862A1 |
The present invention improves filter characteristics. A first resonator has an inclination angle θ1, and a second resonator has an inclination angle θ2. The inclination angle θ1 is greater than the inclination angle θ2.
|
|
WO/2024/001352A1 |
Provided in the present disclosure are an acoustic wave device structure with a temperature compensation characteristic, and a filter and an electronic device. The acoustic wave device structure comprises a piezoelectric layer, a tempera...
|
|
WO/2024/000809A1 |
An integrator based on a fully dynamic amplifier, and a delta-sigma modulator. The integrator based on a fully dynamic amplifier comprises a fully dynamic amplifier, which comprises a charging and discharging circuit, and a signal amplif...
|
|
WO/2024/001233A1 |
The present application provides an implementation method for a digital predistortion solution, comprising: by using a unified digital predistortion hardware structure, and by means of software configuration, obtaining an artificial inte...
|
|
WO/2024/001757A1 |
The present invention relates to the technical field of microelectronics. Disclosed in the present invention are a high-frequency acoustic-wave resonator and a filter using same. The high-frequency acoustic-wave resonator comprises a sup...
|
|
WO/2024/002169A1 |
Provided is a solid state switch device connected between a single-phase power supply and a load, comprising: a phase bridge arm circuit comprising first and second power semiconductor switches, the first and second power semiconductor s...
|
|
WO/2024/006600A1 |
Methods and apparatus for common-mode current removal in a digital-to-analog converter (DAC). An example DAC circuit generally includes a plurality of current- steering cells, a resistor ladder circuit coupled to the plurality of current...
|
|
WO/2024/006043A1 |
Systems and methods are provided for point cloud compression. An exemplary method includes: receiving point cloud data; quantizing the point cloud data to remove noise to produce quantized point cloud data; generating, using the quantize...
|
|
WO/2024/006801A1 |
A circuit topology for use as a single-ended or differential level-shifting interface for GaN ICs that allows GaN ICs to be controlled with standard low-voltage CMOS level inputs. The logic level shift circuit is based on a resistive net...
|
|
WO/2024/003374A1 |
A device (100) for generating a time domain signal based on binary-valued frequency domain components is described. The device (100) comprises input neurons (102; 306) representing binary values of the binary-valued frequency domain comp...
|
|
WO/2024/002798A1 |
A method for controlling deflectors of a charged-particle inspection system is disclosed. The method comprises establishing a mapping relationship for each digital-to- analog converter (DAC) of a plurality of DACs included in a charged-p...
|
|
WO/2024/006589A1 |
One or more examples relate to a method. The method includes: receiving up/down error signals indicative of duty cycle mismatch between a reference clock signal and a changed feedback clock signal that represents an output clock signal g...
|
|
WO/2024/005990A1 |
Aspects relate to analyzing multimodal datasets using one or more cross-modal machine learning models. The machine learning models are operable to generate analysis data related to the different data modalities. The analysis data can be ...
|
|
WO/2024/006014A1 |
Various aspects of the present disclosure generally relate to wireless communication. In some aspects, a user equipment (UE) may transmit an indication of a multi-level coding (MLC) capability for uplink transmissions. The UE may receive...
|
|
WO/2024/001872A1 |
Embodiments of the present application provide a surface acoustic wave filter, an apparatus, and an electronic device. The surface acoustic wave filter comprises a supporting substrate; a first acoustic velocity layer is arranged above t...
|
|
WO/2024/002384A1 |
A chopper stabilization buffer suitable for a delta sigma modulator. The chopper stabilization buffer comprises a first chopper, a folding input stage, a second chopper, a common-gate amplification stage, a third chopper and a Miller amp...
|
|
WO/2024/006614A1 |
One or more examples relate to triggering a single error detector on rising and falling edges of clock signals, and generating an error signal therefrom. A method may include receiving a first clock signal and a second clock signal. The ...
|
|
WO/2024/005918A1 |
A distributed driver for an optic signal generator comprising amplifier cells having an amplifier cell input configured to receive the input signal and amplifiers configured to amplify the received signal to create an amplified signal, a...
|
|
WO/2024/006276A1 |
Systems and methods for performing low-density parity-check (LDPC) coding includes a wireless communication device that determines a count of a plurality of information bits. The wireless communication device selects a codeword length ac...
|
|
WO/2024/006077A1 |
Circuits and methods for an amplifier (particularly LNAs) that achieve wideband output impedance matching and high gain while simultaneously rejecting out-of-band (OOB) harmonic frequencies. Some embodiments allow multiple modes of opera...
|
|
WO/2024/006921A1 |
A gate driver circuit which integrates a synchronous bootstrap circuit in an isolation well of an integrated circuit, such that the synchronous bootstrap capacitor connected to the synchronous bootstrap circuit (and to the corresponding ...
|
|
WO/2024/000791A1 |
A DEM structure for improving dynamic performance of a digital-to-analog converter (DAC) at an extremely low temperature, comprising: a signal input terminal, configured to receive three-bit binary input signals (B0, B1, B2); a random co...
|
|
WO/2024/006869A1 |
A bipolar high voltage bipolar pulsing power supply is disclosed that can produce high voltage bipolar pulses with a positive high voltage pulse greater than about 2 kV followed by a negative high voltage pulse less than about -2 kV with...
|
|
WO/2024/006848A1 |
An integrated current sensing amplifier with offset cancellation implemented in GaN technology. The current sensing amplifier senses the current flowing through a low side power FET or a high side power FET of a half bridge circuit. The ...
|
|
WO/2024/001043A1 |
A high-power repetition frequency solid-state switch under combined control of optical amplification and electric amplification, and a method. The switch comprises an optical pulse unit, an optical amplification device, an optical coupli...
|
