| Document |
Document Title |
|
WO/2023/114235A2 |
Multiply-accumulate processors within a tensor processing unit simultaneously execute, in each of a sequence of multiply-accumulate cycles, respective multiply operations using a shared input data operand and respective weighting operand...
|
|
WO/2023/113445A1 |
The present invention relates to a floating point arithmetic technology, and is characterized by: on the basis of the result of comparing exponent parts of at least two operands being input, storing bit information of a mantissa part of ...
|
|
WO/2023/111781A1 |
A computer-implemented method for detecting reference data standardization gaps in data sets is disclosed. The method comprises identifying at least one reference data candidate in a data set, using an index for values of the identified ...
|
|
WO/2023/108422A1 |
An efficient zero knowledge proof accelerator. A hardware carrier having high computing power and high efficiency can be provided for zero knowledge proof calculation; and a fine-grained pipeline architecture is applied to a multi-scalar...
|
|
WO/2023/109520A1 |
Provided are a random number generation method and apparatus based on a blockchain. The method is applied to a blockchain node, and comprises: receiving a transaction carrying a random number generation request, wherein the random number...
|
|
WO/2023/103689A1 |
A method and device for generating a random number in a blockchain, a blockchain node, a storage medium and a computer program product, which relate to the technical field of blockchain. The method comprises: generating a first random fa...
|
|
WO/2023/099714A1 |
The present invention relates to a method for generating, by a random number generator of a cryptographic system, an independent bit sequence from a binary candidate random stream, said random generator comprising a source of randomness ...
|
|
WO/2023/098601A1 |
Systems and methods are provided for automated classification of data using fingerprints. The method includes: generating, by a computing device based on predetermined rules, a fingerprint of a data column in a data set to be classified,...
|
|
WO/2023/100379A1 |
A service provider (C) accepts gm, the digital signature and a zero-knowledge proof statement (Π) of the digital signature from a job-seeker (A). The gm is encrypted data obtained by encrypting attribute information (m) by exponentiatio...
|
|
WO/2023/100285A1 |
This addition circuit comprises: a plurality of addition input resistances (1-1) to (1-N) that each receive at one end a signal to be added; a plurality of transmission lines (2-1) to (2-N) that are connected at one end to the other ends...
|
|
WO/2023/096689A1 |
A field programmable gate array (FPGA) including a configurable interconnect fabric connecting a plurality of logic blocks configured to implement a reciprocal function data path including: a mantissa computation stage including a mantis...
|
|
WO/2023/096708A1 |
An apparatus is provided to access a weight vector of a layer in a sequence of layers in the DNN. The weight vector includes a first sequence of weights having different values. A bitmap is generated based on the weight vector. The bitma...
|
|
WO/2023/092669A1 |
Disclosed in the present invention are a multi-precision accelerator based on a systolic array and a data processing method therefor. The method comprises: obtaining data precision of preset input data, wherein the data precision is used...
|
|
WO/2023/093128A1 |
An operation processing method and system, a main processor, and a coprocessor. The method comprises: a main processor first obtains an operation instruction to be processed, and determines whether the operation instruction is a coproces...
|
|
WO/2023/095979A1 |
Disclosed are an apparatus and a method for judging infringing products. The apparatus for judging infringing products may comprise: a communication unit configured to communicate with a mobile terminal that images a target product; and ...
|
|
WO/2023/095419A1 |
The present invention realizes four arithmetic operations of integer-wise TFHE. A cipher text is a fully homomorphic cipher text for which a prescribed arithmetic operation can be performed on integers without decoding, and which include...
|
|
WO/2023/090502A1 |
The present invention relates to a method and an apparatus for calculating a variance matrix product on the basis of frame quantization, and provides a method and an apparatus for calculating a variance matrix product in a plurality of o...
|
|
WO/2023/089930A1 |
[Problem] To provide an information processing method which further minimizes quantum bit exponential measurement frequency. [Solution] One aspect of the present invention provides an information processing method. The information proces...
|
|
WO/2023/091258A1 |
There is disclosed a system and method of performing an artificial intelligence (AI) inference, including: programming an AI accelerator circuit to solve an AI problem with a plurality of layer-specific register file (RF) size allocation...
|
|
WO/2023/091174A1 |
A method of automatic troubleshooting, includes determining that a first parameter was degraded; identifying at least one first process corresponding to the first parameter; determining whether the at least one first process was operatin...
|
|
WO/2023/084299A1 |
A hybrid multiply-accumulate circuit includes an array of single-bit multiply-accumulate circuits. Each single-bit multiply accumulate circuit has a first storage element for storing a first single-bit value, a second storage element for...
|
|
WO/2023/085442A1 |
A high-accuracy deep learning computing device is provided. An adder tree operation device according to an embodiment of the present invention comprises: a first register that receives first data; a second register that receives second d...
|
|
WO/2023/078364A1 |
The embodiments of the present invention provide an operation method and apparatus for matrix multiplication. The operation method comprises: respectively splitting two pieces of floating-point-type data of 2N bits into corresponding sig...
|
|
WO/2023/077798A1 |
Embodiments of the present application relates to the field of computers. Disclosed are a similarity calculation apparatus and method, and a memory device. According to the specific solution, the similarity calculation apparatus comprise...
|
|
WO/2023/080976A1 |
Embodiments of the present disclosure are directed toward techniques and configurations enhancing the performance of hardware (HW) accelerators. The present disclosure provides a schedule-aware, dynamically reconfigurable, tree-based par...
|
|
WO/2023/079134A1 |
Method for generating random numbers, the method comprising driving, using a power source (105) and a control unit (151) controlling the power source, a surface emitting laser (101) in direct modulation mode, wherein the direct modulatio...
|
|
WO/2023/080892A1 |
A computer processing cryptosystem that includes a computational logic unit in a computer processing device operably configured to perform extension field arithmetic and having an extension field operation unit with a plurality of field ...
|
|
WO/2023/070405A1 |
Provided in the present disclosure are a random number generator and a random number generation method. The random number generator comprises: a random number generation circuit, which is used for generating a pulse signal on the basis o...
|
|
WO/2023/074133A1 |
The present invention realizes an operation of a multiple-precision integer using an integer-wise TFHE without compromising the security of ciphertext. Provided is a cryptographic processing device that processes a ciphertext and include...
|
|
WO/2023/075940A1 |
An analog machine learning architecture uses modular analog multiplier-accumulator (AMAC) elements of fixed size to form a machine learning (ML) system with increasing feature map size. A single 3 x 3 x 64 AMAC array is arranged to provi...
|
|
WO/2023/072956A1 |
The invention relates to a secure microcontroller (1) for controlling devices in a car, having a semiconductor substrate, storage elements, at least one internal bus (2), at least one 8/16/32/64-bit microcontroller core, one or more data...
|
|
WO/2023/073344A1 |
Examples disclosed herein provide a quantum random number generator apparatus comprising: a single photon source configured to undergo resonance fluorescence to generate a stream of single photons; a beam splitter configured to receive t...
|
|
WO/2023/075805A1 |
A method for providing a data-driven tool for individualized financial planning is provided. The method includes: receiving first information that relates to a user, the first information including at least one financial goal of the user...
|
|
WO/2023/071758A1 |
Embodiments of the present invention provide a matrix transposition circuit, an artificial intelligence chip, and an electronic device. Registers are divided into a plurality of register groups, each register group is used for writing on...
|
|
WO/2023/076828A1 |
A computer network device that performs key matching is described. While attempting to establish a secure connection with an electronic device, the computer network device may receive a connection-request message associated with the elec...
|
|
WO/2023/070997A1 |
The present invention provides a deep learning convolution acceleration method using bit-level sparsity, and a processor. The method comprises: obtaining a plurality of groups of data pairs to be convolved, summing exponents of an activa...
|
|
WO/2023/071780A1 |
A computer-implemented method includes performing a fused modular multiply and add operation to compute d = ( (a*b) + c) %p, wherein a, b, and c, are provided as a set of operands. A first multiply-and-accumulate unit computes a binary m...
|
|
WO/2023/076858A1 |
A method comprises: receiving, in an offboard computer system separate from a vehicle, a user request for a onetime passcode, the user request including a vehicle identification number (VIN) of the vehicle and a user selection of a funct...
|
|
WO/2023/065701A1 |
The present invention relates to an arbitrary-precision computing device and method, and a computer readable storage medium. A core memory agent reads a plurality of operands from an off-chip memory; a core controller splits the pluralit...
|
|
WO/2023/068489A1 |
An operation circuit according to an embodiment may comprise a combiner for combining a first integer number and a second integer number among multiple integer numbers. The operation circuit may comprise a multiplier for obtaining a prod...
|
|
WO/2023/069395A1 |
Provided are systems, methods, and computer program products for representing a plurality of events in an interactive graphical user interface. The system includes at least one processor programmed or configured to parse at least one tex...
|
|
WO/2023/067065A1 |
Quantum Random Number Generator comprising an emitting device (1) adapted to be triggered by a signal representing an input bit x and adapted to generate and send a stream of one of two possible non-orthogonal quantum states determined b...
|
|
WO/2023/068464A1 |
A quantum circuit simulation device according to the present disclosure comprises: a storage device system comprising one or more storage devices; and a host system connected to the storage device system to simulate a quantum circuit, wh...
|
|
WO/2023/069973A1 |
The present disclosure provides novel training systems and methods for recurrent neural network models. One such method comprises obtaining a first sequence of sparse input data as training data; augmenting the first sequence of sparse i...
|
|
WO/2023/065983A1 |
Provided are a computing apparatus, a neural network processing device, a chip, and a data processing method. The computing apparatus comprises: a data memory used for storing matrix data of a first matrix and a second matrix, the first ...
|
|
WO/2023/062446A1 |
An apparatus for applying database commands to one or more database tables includes a memory (24) and a hardware-implemented pipeline (10, 170). The hardware-implemented pipeline includes one or more table-processing circuits (12), and i...
|
|
WO/2023/064825A1 |
Certain aspects relate to performing machine learning tasks, and in particular, to computation-in-memory (CIM) architectures. One aspect provides a method for in-memory computation. The method generally includes: accumulating, via each d...
|
|
WO/2023/060809A1 |
Provided are a number theoretic transforms computation circuit and method, and a computer device. The computation circuit comprises a twiddle factor generation module (1), a number theoretic transforms computation unit (2) and an inverse...
|
|
WO/2023/063980A1 |
A server includes at least one memory configured to store computer program code, at least one processor configured to execute the computer program code to display, in a user interface, a plurality of network elements connected to the ser...
|
|
WO/2023/064729A1 |
A system and method for efficiently capturing data by sequential circuits across multiple operating conditions are described. In various implementations, an integrated circuit includes multiple signal arrival adjusters both at its I/O bo...
|
