| Document |
Document Title |
|
JP3913231B2 |
To generate multiple clock signals so as to establish distinct phase relations between clock signals having different frequencies. A device adapted to supply a plurality of clock signals is obtained. The device is provided with a pair of...
|
|
JP2007097148A |
To widen a dividable frequency band without performing variable control of a load circuit.A master stage 101 comprises: a differential circuit including a transistor 1 and a transistor 2; a differential circuit including a transistor 3 a...
|
|
JP3903607B2 |
To accurately read the data of pulse counters and pulse interval counters even when a clock frequency is high. The pulse counters 13 counting an inputted pulse detecting signal detected by a pulse detecting circuit 11 in a fixed period a...
|
|
JP2007508733A |
A phase-switching dual modulus prescaler having a dual modulus divider is provided. Said divider comprises a first and second divide-by-2 circuit (A;B), wherein said second divide-by-2 circuit (B) is coupled to the output of said first d...
|
|
JP3901607B2 |
To provide a signal processing apparatus with a small circuit scale, a non-integral frequency divider and a fractional N PLL (phase lock loop) synthesizer having the same. An adder 8 and a delay device 10 constitute a 9-bit accumulator, ...
|
|
JP3901999B2 |
To save labor for temporarily preparing a frequency divided signal of which duty ratio is not 50 after doubling a clock signal in odd frequency division, and then dividing the frequency of the prepared frequency divided signal into half ...
|
|
JP3888236B2 |
To provide a program counter circuit which facilitates starting of a program from an arbitrary address other than 0th. In a multiplexer 50, when a select signal CMX is "0", data "00000" of a first input terminal are outputted as preset d...
|
|
JP3884553B2 |
To generate a clock which has a 50% duty cycle and cycles that are an odd multiple of those of an input clock by comparing the count value of the input clock with a 1st divisor obtained by dividing an input divisor by two and a 2nd divis...
|
|
JP2007502409A |
Position detecting device, comprising a photo detection element array having n segments and a parallel arithmetic processing portion that is arranged to identify the segment having maximum intensity by comparing the output values (OV) fr...
|
|
JP2007019840A |
To provide a PLL frequency synthesizer, a semiconductor integrated circuit, and a communication device which allow the reduction in power consumption and have high stability of operations.In the PLL frequency synthesizer, a variable freq...
|
|
JP3868505B2 |
A counter circuit includes a series of registers driven by two phase shifted clocks. A clock generator in the counter circuit generates four asymmetrical clock signals to drive each of the registers. The registers are formed from input a...
|
|
JP3866070B2 |
To obtain a display device provided with a dynamic ratioless shift register operating stably and permitting to increase a degree of freedom for design. This is a dynamic ratioless shift register provided with thin film transistors of whi...
|
|
JP2006340133A |
To provide a semiconductor integrated circuit which can start outputting of a clock signal quickly without starting a frequency division fault in a frequency dividing circuit when an output shut down is canceled by an output control sign...
|
|
JP3857916B2 |
To make it possible to be operated with a small signal amplitude and reduce power consumption in a two-modulus prescaler circuit available for a frequency synthesizer or the like. The prescaler circuit is provided with n pieces of (n≥3...
|
|
JP2006318002A |
To provide a clock frequency-dividing circuit which is capable of high-speed and stable switching and reducible in circuit scale.In synchronism with timing of variation of a frequency-division clock signal to a low level, the clock frequ...
|
|
JP2006319446A |
To provide a frequency-dividing circuit for stably generating a pulse signal for generating a sawtooth wave signal having a frequency of one third of the frequency of an input signal.A T-flip-flop 21 inverts an output state in synchroniz...
|
|
JP2006314134A |
To provide a high-speed counter circuit which produces digital counts, with a plurality of bits to control the timing of operations in a memory device.A counter circuit includes a series of registers driven by two phase shifted clocks. A...
|
|
JP2006277789A |
To provide a shift register which can be constituted of single conduction type transistors and in which a shift direction can be reversed and a display apparatus in which the shift register is used for a drive circuit of a pixel array.Wh...
|
|
JP3830940B2 |
A clock divider circuit includes a state machine that receives an input clock signal and generates mutually exclusive set and reset control signals. The set and reset control signals are used to control set and reset passgates, respectiv...
|
|
JP3833547B2 |
To provide a variable circuit whose configuration can be easily modified to create an arbitrary Johnson counter, after creating the circuit. At each input side of JK flip-flop sections 11-14, one connection selected from a twist connecti...
|
|
JP2006270438A |
To provide a clock-generating circuit capable of frequency conversion, using a simple configuration.The clock-generating circuit which generates a clock of 12 MHz in frequency, from a clock of 13.5 MHz in frequency masks one clock from a...
|
|
JP2006269002A |
To provide a shift register circuit, a display apparatus, and portable equipment provided with the display apparatus in which further miniaturization and weight-reduction are achieved and the further reduction of power consumption can be...
|
|
JP3830526B2 |
A parametrizable control module comprising first and second loadable counters, an electronic circuit comprising a plurality of such parametrized control modules, and a method for synthesizing such circuit. A parametrizable control module...
|
|
JP3829676B2 |
To realize a frequency divider capable of increasing an operation frequency to a counter operation frequency inside a variable frequency divider. A frequency dividing data generating section 12 consists of ring counters 121-124, and data...
|
|
JP3825722B2 |
To provide a semiconductor circuit device for making it unnecessary to synchronously arbitrate an interface between a block synchronizing with a source clock and an integrated circuit part operating with a frequency different from the so...
|
|
JP2006254451A |
To synchronize two clocks with each other in initiation in a certain specific circuit.An apparatus has a frequency divider accepting a clock 106. The frequency divider 104 is selectable between an N divide factor and an M divide factor v...
|
|
JP2006245794A |
To provide a frequency divider capable of attaining high frequency operations with low power consumption.A latch circuit acting like a unit element of the frequency divider is configured with an ECL logic circuit provided with inductors ...
|
|
JP3821441B2 |
To provide a prescaler circuit which has enlarged margin of delay time at which a malfunction occurs, when switching the frequency dividing number. The circuit is provided with a frequency dividing switching part 59a, comprising first to...
|
|
JP3821819B2 |
To provide a logic circuit, an analog/digital (A/D) conversion circuit and the like with a small number of elements by utilizing a capacitive coupling circuit. In the A/D conversion circuit including an input terminal to which an analog ...
|
|
JP2006230017A |
To provide a frequency division circuit for suppressing the amount of jitters that arise with an output signal.This circuit comprises a circuit module 3 that activates series-connected D-FF7, 9 and 11, by using a reference clock signal a...
|
|
JP3812141B2 |
To provide the frequency divider having small power consumption and the PLL circuit using it. A capacitor 44 is so charged by a master slave circuit B as to accumulate electric charges through an analog switch circuit 40 or discharges el...
|
|
JP3810437B2 |
An analog comparator compares an analog signal to be converted with an analog ramp signal. The output of the comparator enables a digital latch having a binary Gray code counter input. When the analog ramp equals the analog signal, the d...
|
|
JP2006203664A |
To make phase noise of an output signal small in a fractional PLL frequency synthesizer.A series of integer dividing frequency of a frequency dividing circuit in a fractional PLL is stored in a memory device beforehand, is read out seria...
|
|
JP2006196973A |
To provide a variable frequency divider with a high degree of design freedom against capturing of erroneous data to a programmable counter in a particular input timing of a load enable signal and capable of early outputting a desired fre...
|
|
JP2006174098A |
To reduce a circuit scale in a frequency divider circuit capable of generating a dividing clock at an arbitrary division ratio.The frequency divider circuit comprises a counting circuit and a comparison circuit. The counting circuit coun...
|
|
JP2006165931A |
To provide a frequency-dividing circuit for easily generating a frequency-division clock signal whose frequency-division ratio is not an integral value for an original oscillating clock signal and communication equipment equipped with th...
|
|
JP2006157849A |
To provide a frequency divider or the like which can divide the frequency of a clock signal by a desired frequency division ratio.A frequency divider is provided with a first circuit 10, activating an enable signal according to the frequ...
|
|
JP3769909B2 |
To output a pulse signal having a frequency value which is not the cumulation value of '2' and to prevent inner constitution from becoming complicated by sequentially accumulating the frequency value in an addition circuit whenever a spe...
|
|
JP2006513507A |
A digital counter that uses non-volatile memories as storage cells, wherein the storage cells are sub-divided into two groups, one for the implementation of a rotary counter that keeps track of the less significant part of the count and ...
|
|
JP3767159B2 |
To realize a counter for counting at different number of bits depending on the state of peripheral circuit by providing an n-bit counter for counting the output from a counter control circuit received as preset signal. A counter control ...
|
|
JP2006101168A |
To provide a frequency synthesizer which is capable of shortening a lockup time and reducing power consumption simultaneously by reducing the lower limit of the setting range of the total number of division frequencies and increasing a r...
|
|
JP3766024B2 |
A supply voltage is needed in conventional electronic circuits used for processing signals, such as counting pulses. The supply voltage supplies the logic circuit components. Especially apparatuses which have to be operated over a longer...
|
|
JP2006094478A |
To provide a frequency divider capable of reducing a probability of output error occurrence caused by circuit configuration by making common a voltage/current converting unit that causes phase error and/or amplitude error generation.The ...
|
|
JP2006067190A |
To provide a clock-generating circuit outputting a frequency-dividing clock at a desired fractional multiplication and inhibiting increases in the area and power.The clock-generating circuit has a plurality of steps of delay circuits 10A...
|
|
JP3746124B2 |
|
|
JP3736441B2 |
To make an acceleration/deceleration end time point accelerated or decelerated by setting the number of control stages when a frequency control circuit is used for motor rotation control to approach an acceleration/ deceleration end time...
|
|
JP2006005954A |
To provide a gray code counterby which an interlaced counting is attained and the number of bit transitions in the interlaced counting is made two at all times.This gray code counter is provided with: a gray code counter 2 in the configu...
|
|
JP3729032B2 |
To provide a data line side drive which surely operates even if an inhibit signal has a low driving ability. The data line side drive circuit 150A is provided with an X-shift register 151 in which each of shift register unit circuits Ua0...
|
|
JP2005348129A |
To generate frequency dividing clocks of an inputted clock with high accuracy with the small number of elements without lowering operation frequency even when a clock with deteriorated duty cycle is inputted.Flip-flops 10-1 to 10-4 with ...
|
|
JP2005537601A |
An electronic device ( 100 ) has a data storage device ( 120 ) for storing N data elements, the data storage device ( 120 ) comprising a first collection ( 122 ) of data storage elements ( 130 ). The first collection ( 122 ) of data stor...
|
