| Document |
Document Title |
|
JP4982260B2 |
Provided is a pulse modulation circuit capable of generating a pulse modulation signal with a steep rise and a desired pulse width at a desired timing not depending on a transmission signal sequence. In this circuit, a control signal gen...
|
|
JP4980989B2 |
The present invention relates to a generation method of a variation form of an analogue signal generated by a PWM signal whose cyclic ratio and period are programmable. A signal can thus be generated whose evolution is linear over time. ...
|
|
JP4974637B2 |
A triangle waveform generator is set forth that comprises a capacitive element, a regulator, and a control circuit. The regulator is configured to charge the capacitive element in responsive to a first control signal and to discharge the...
|
|
JP2012129810A |
To provide a driver circuit that can adjust at least either a positive edge waveform or a negative edge waveform.A branch circuit 10 divides an input signal SIN to be transmitted into a plurality of paths 12. Each timing adjustment circu...
|
|
JP4954442B2 |
A Class-D Amplifier with PCM (Pulse Code Modulated) input signal where the output pulse width can be adjusted to provide a constant time-voltage-area or the output pulse width may have one of several discrete values to provide a multi-le...
|
|
JP2012110060A |
To provide a method for determining a PWM control duty which can further reduce a noise level than techniques for slight variations in a communication frequency.When slightly varying the duty of a PWM signal output to a drive circuit aro...
|
|
JP4947307B2 |
|
|
JP2012094934A |
To provide a pulse width modulation device that allows repeated or dynamic adjustment to level balance between the precision of pulse width setting and the frequency of a modulated signal.The pulse width modulation device includes: a cou...
|
|
JP2012085038A |
To provide a load controller capable of shifting both on- and off-timings for suppression of a power supply variation gradient even when the number of controlled object loads increases.A microcomputer stores a flag of on-timing so as not...
|
|
JP4897873B2 |
A digital signal converter (CNV) converts a digital input signal (PCM) into a pulse width modulated signal (PWM), which is a binary signal that comprises pulses of varying width. The digital signal converter can operate in a signal mode ...
|
|
JP2012044633A |
To prevent breakdown of circuit elements, which is caused by a power supply pumping phenomenon, without stopping an operation.When a detection circuit 25 detects that an absolute value of a charging voltage of a capacitor C1 is equal to ...
|
|
JP4880288B2 |
A spread spectrum clock generator (SSCG) and method of generating a spread spectrum clock (SSC) signal, in which the SSCG may include a controller outputting a given modulation voltage signal based on a difference between an average freq...
|
|
JP2012034417A |
To provide a pulse modulation circuit and a pulse modulation method that can form a pulse modulation signal having a desired pulse waveform without depending on transmission data signal strings.A pulse modulation circuit 200 synchronizes...
|
|
JP4878227B2 |
|
|
JP2012029312A |
To provide an operation method of a low cost electric actuator control device.A method for operating a device 1 for controlling an electric actuator 3 comprises: a pair of input terminals 4 and 5 connected to electrical energy sources 6 ...
|
|
JP4871003B2 |
|
|
JP2011259323A |
To enhance the resolution of a DC signal after conversion without lowering a frequency of a PWM signal, in a method in which a PWM signal is converted into a DC signal and then output is controlled depending on the DC signal after the co...
|
|
JP4843041B2 |
Generating an output pulse signal (Y), which has an output signal period (Ty), which is divided by a magnitude transition into a leading part (LP) and a trailing part (TP). During each output signal period (Ty) altering means (27 to 36) ...
|
|
JP4840328B2 |
A PWM control method increases/decreases a duty ratio of a PWM signal with a predetermined resolution so to control the duty ratio of the PWM signal in the case of a PWM control. The resolution of the duty ratio of the PWM signal is incr...
|
|
JP4838074B2 |
Methods of manipulating pulses of ultrasonic energy for use with an ophthalmic surgical device are provided. In particular, methods are described for generating multisegment ultrasound pulses (2100) having a first rectangular pulse segme...
|
|
JP4838359B2 |
Systems, methods, apparatus, and circuits for controlling an electrical signal transmitted to a sample load are provided. The electrical signal produced by a capacitor is controlled via a control signal sent to a variable resistance devi...
|
|
JP4834142B2 |
There are provided a reference signal generator and a PWM control circuit for LCD backlight. The reference signal generator and the PWM control circuit for LCD backlight may be configured to respectively include: a current control unit t...
|
|
JP4833812B2 |
A first voltage-to-current converter converts a difference voltage between a command voltage and a reference voltage into a current. A second voltage-to-current converter converts a difference voltage between a positive output terminal a...
|
|
JP4825738B2 |
|
|
JP4826795B2 |
|
|
JP2011239056A |
To change a control range while maintaining a resolution of a pulse width modulation (PWM).The pulse width modulator includes a first adder to add a control value and an offset value, a second adder to add an output from the first adder ...
|
|
JP4816508B2 |
A £-type AD converter includes a subtractor which receives an analogue input signal and a feedback signal and which outputs a signal pertaining to a difference between the signals, an integrator which integrates a signal output from t...
|
|
JP2011228946A |
To provide a pulse modulation circuit capable of modulating a high-frequency signal into a reduced-distortion pulse shape.A pulse modulation circuit 1A is a circuit for generating an intermittent high-frequency signal, and has: a differe...
|
|
JP4811148B2 |
|
|
JP4810710B2 |
|
|
JP4803999B2 |
|
|
JP2011211509A |
To provide a PWM signal generating circuit reduced in power consumption and high in accuracy.A counter 2 generates a pulse width of integral times as large as one period of a clock signal according to the upper bit of a digital input sig...
|
|
JP2011211271A |
To precisely adjust a pulse width (duty ratio) of a PWM signal.The signal generator 10 generates a PWM signal W[n] in which a total pulse width Wt per unit period T is variably set in accordance with a designated light amount L. A contro...
|
|
JP4770292B2 |
|
|
JP4760909B2 |
A PWM signal generating circuit according to the invention includes a digital PWM signal generating circuit that generates a digital PWM signal having a resolution of 2n based on a clock signal CLK and n-bits (n>=1) of digital informatio...
|
|
JP4752829B2 |
|
|
JP4735987B2 |
Disclosed is a method for pulse width modulated control of a plurality of load elements, particularly during supply of the load elements from a common supply system in motor vehicles. The load elements are controlled in a time staggered ...
|
|
JP2011130044A |
To provide a circuit system and a control method thereof which can prevent damage of parts in a PWM (Pulse Width Modulation) unit on a mother board, and prolong a using life of the mother board.This invention provides the circuit system ...
|
|
JP4704260B2 |
A PWM circuit includes a counter, a cycle register, a cycle detector, a pulse width register, a pulse width detector, an additional pulse width register, a voltage generator, a selector, and a voltage controller. The voltage controller c...
|
|
JP2011109645A |
To provide a phase adjusting system and method for a PWM (Pulse-Width Modulation) controller which prolong the life of the PWM controller.The phase adjusting system for a PWM controller includes a microcontroller, a multiphase PWM contro...
|
|
JP4675422B2 |
|
|
JP2011061865A |
To provide an interleaved pulse width modulation amplifier capable of appropriately increasing/decreasing time offset.A system for controlling the delay applied to one branch of a pulse width modulation amplifier is provided. The delay i...
|
|
JP4655347B2 |
|
|
JP4651177B2 |
An apparatus for pulse width modulation comprises a delaying means (DL1-DL32) which receives a pulse (IP) and creates a plurality of modulated pulses. The pulse (IP) has a first pulse edge (t1) and a second pulse edge (t2). The apparatus...
|
|
JP4651300B2 |
Introduce a pulse length control mechanism to generate virtual multi-level output pulses for a Class-D Amplifier, which has only 2 physical output levels. Typically a Sigma-Delta-Modulator converts the input signal into high frequency lo...
|
|
JP4633363B2 |
A circuit drives an LED array and controls the brightness of the LED array by regulating the current flowing through the array. The LED array is driven by a pulse-shaped current of which the mean value is regulated with at least one or t...
|
|
JP2011024150A |
To match a length of a first high-level or low-level interval continuous with a preamble with a length of a high-level or low-level interval of a subsequent clocking portion.An output driver includes a first driver connected between a fi...
|
|
JP4622423B2 |
The objective of this invention is to provide a circuit that generates a spread frequency spectrum waveform with shaped frequency spectrum distribution. The waveform generator has a spread spectrum waveform generating circuit that genera...
|
|
JP4619109B2 |
|
|
JP4618017B2 |
|
