TRANSISTOR-OUTLINE PACKAGE AND PREPARATION METHOD THEREFOR, OPTICAL DEVICE, OPTICAL MODULE, AND OPTICAL COMMUNICATION SYSTEM

Title:

TRANSISTOR-OUTLINE PACKAGE AND PREPARATION METHOD THEREFOR, OPTICAL DEVICE, OPTICAL MODULE, AND OPTICAL COMMUNICATION SYSTEM

Document Type and Number:

WIPO Patent Application WO/2024/041154

Kind Code:

A1

Abstract:

A transistor-outline package and a preparation method therefor, an optical device, an optical module, and an optical communication system. The transistor-outline package comprises an accommodating cavity formed by a base (1) and a cap (2). A main lens (3) is provided at the top of the cap (2), passes through the cap (2), and is used for transmitting total light (A). The total light (A) comprises first light (A1) and second light (A2). A first chip (4), a second chip (5) and a light splitting device (6) are provided in the accommodating cavity, the first light (A1) is transmitted between the first chip (4) and the main lens (3), and the first chip (4) is a light emitting chip. The second light (A2) is transmitted between the second chip (5) and the main lens (3). The light splitting device (6) is arranged between the first chip (4) and the main lens (3), and is used for adjusting the transmission direction of the first light (A1); and the light splitting device (6) is further arranged between the second chip (5) and the main lens (3), and is used for adjusting the transmission direction of the second light (A2). The first light (A1) and the second light (A2) between the light splitting device (6) and the main lens (3) can be converged into the total light (A). The transistor-outline package at least integrates two chips, so as to improve the integration level of the transistor-outline package.

More Like This:

JP2009198576	WAVELENGTH DIVISION MULTIPLEXED OPTICAL RECEIVING MODULE
WO/2016/019026	PARTIALLY ENCAPSULATED WAVEGUIDE BASED SENSING CHIPS, SYSTEMS AND METHODS OF USE
JP4105403	Manufacturing method of semiconductor optical integrated device

Inventors:

GE ZHAOJIANG (CN)
WAN ZHENGWEN (CN)
CHENG YONGSHI (CN)
GAO FEI (CN)
DONG HAO (CN)
ZHOU YALING (CN)

Application Number:

PCT/CN2023/102183

Publication Date:

February 29, 2024

Filing Date:

June 25, 2023

Export Citation:

Click for automatic bibliography generation Help

Assignee:

HUAWEI TECH CO LTD (CN)

International Classes:

G02B6/42; G02B6/32

Foreign References:

CN112526681A	2021-03-19
CN114924363A	2022-08-19
CN204009151U	2014-12-10
CN112285846A	2021-01-29
CN113589454A	2021-11-02
US20170093488A1	2017-03-30

Attorney, Agent or Firm:

TDIP & PARTNERS (CN)

Download PDF:

View/Download PDF PDF Help

Previous Patent: POWER OVER FIBER SPLITTER

Next Patent: WORM COMPRESSION AND SUPPORT MECHANISM FOR ELECTRIC POWER STEERING SYSTEM