Title:
QUANTUM BIT, QUANTUM COMPUTING DEVICE, AND METHOD FOR MANUFACTURING QUANTUM BIT
Document Type and Number:
WIPO Patent Application WO/2023/047461
Kind Code:
A9
Abstract:
This quantum bit has: an s-wave superconductor layer; a higher-order topological insulator layer provided on the s-wave superconductor layer; a first ferromagnetic insulator layer provided on the higher-order topological insulator layer; and, a first gate electrode provided on the first ferromagnetic insulator layer. The higher-order topological insulator layer has: a first region provided with a first hinge helical channel; and, a second region provided with a second hinge helical channel that is separated from the first hinge helical channel. The first ferromagnetic insulator layer covers the first hinge helical channel and the second hinge helical channel.
Inventors:
YAMAGUCHI JUNICHI (JP)
Application Number:
PCT/JP2021/034578
Publication Date:
February 08, 2024
Filing Date:
September 21, 2021
Export Citation:
Assignee:
FUJITSU LTD (JP)
International Classes:
H01L39/22; H01L39/24
Attorney, Agent or Firm:
ITOH, Tadashige et al. (JP)
Download PDF:
Previous Patent: MAJORANA QUANTUM BIT AND QUANTUM COMPUTER
Next Patent: CHILD PROBLEM GENERATION DEVICE AND CHILD PROBLEM GENERATION METHOD
Next Patent: CHILD PROBLEM GENERATION DEVICE AND CHILD PROBLEM GENERATION METHOD