Title:
CONTROL CIRCUIT
Document Type and Number:
WIPO Patent Application WO/2024/077684
Kind Code:
A1
Abstract:
A control circuit, comprising a random module (200) and an output module (100), wherein a first input end of the random module (200) receives a refresh count signal (CBR), a second input end thereof receives random data (rdmV), and a control end thereof is connected to an output end of the output module (100); the random module (200) is used for processing the refresh count signal (CBR) and the random data (rdmV) on the basis of a row hammer refresh signal (RHRPre) outputted by the output module (100) so as to obtain and output a random signal (rdm); a first input end of the output module (100) receives the refresh count signal (CBR), and a second input end thereof is connected to an output end of the random module (200); and the output module (100) is used for generating, according to the random signal (rdm) and the refresh count signal (CBR), the row hammer refresh signal (RHRPre) and outputting same. By means of such configurations, random addition and subtraction on a fixed row hammer refresh frequency are achieved, thereby reducing the risk of a row hammer attack.
More Like This:
| JPS63239682 | MEMORY DEVICE |
| JPH02146659 | BUS CONTROL SYSTEM |
| JPS61167983 | IMAGE DISPLAY UNIT |
Inventors:
LIU LU (CN)
CHEN JIXING (CN)
CHEN JIXING (CN)
Application Number:
PCT/CN2022/129777
Publication Date:
April 18, 2024
Filing Date:
November 04, 2022
Export Citation:
Assignee:
CHANGXIN MEMORY TECH INC (CN)
International Classes:
G11C11/406
Attorney, Agent or Firm:
LEADER PATENT & TRADEMARK FIRM (CN)
Download PDF: