PURPOSE: To constitute a data receiving signal with a discriminating circuit having the "one" value reference level, by transmitting alternately a data pulse and a clock pulse to form a data format of transmission.
CONSTITUTION: The clock and data pulses of a certain level are applied to a receiving terminal W of a data transmitting/receiving circuit of the other side via a control line. The resistances R3 and R4 are selected so that the output voltage is obtained at the output terminal X of a discriminating circuit G only when the clock and data pulses are applied to the terminal W. Thus these pulses are detected and can be applied to a microprocessor. The microprocessor under the receiving mode detects the first clock pulse CP with a sampling pulse having a period (t) which is shorter than the pulse width (s) of the clock pulse CP and the data pulse DP. Then the pulse DP is detected at a prescribed time T after the detection of the pulse CP. Thereafter the data is received in the same way.
UGAKI MASAAKI
KUDOU MASARU
NIPPON TELEGRAPH & TELEPHONE
| JPS5335404A | 1978-04-01 |
Next Patent: RECEIVING SYSTEM OF PULSE CONTROLLED SIGNAL FOR KEY TELEPHONE DEVICE