To provide a delay circuit of a lamp waveform generation system, capable of shortening a time required for reset operation, corresponding to a high speed repeated input signal by suppressing noise that occurs during the reset operation and achieving high integration and low power consumption.
The delay circuit includes: a delay generation capacitance for generating a lamp waveform; a first switch, one end of which is connected to a first initial voltage generator and the other end of which is connected to one end of the delay generation capacitance; a second switch, one end of which is connected to a second initial voltage generator and the other end of which is connected to the one end of the delay generation capacitance; a third switch, one end of which is connected to a charge current source and the other end of which is connected to the one end of the delay generation capacitance; a fourth switch, one end of which is connected to a discharge current source and the other end of which is connected to the one end of the delay generation capacitance; a first comparator; a first one shot whose input an output of the first comparator is connected to; a second comparator; a second one shot whose input an output of the second comparator is connected to; and an OR gate for outputting a delay output signal.
Next Patent: OUTPUT CIRCUIT