| Document |
Document Title |
|
JP4406859B2 |
|
|
JP4409473B2 |
|
|
JP4407743B2 |
A pulse width modulation circuit includes a first electric-charge accumulation means; a second electric-charge accumulation means; a first current generation means which generates a first current corresponding to the amplitude of an inpu...
|
|
JP2010503302A |
A switching amplifier includes a modulator, which includes a pulse generator. The pulse generator generates positive and negative pulses, in response to an input signal, and the frequency of the negative pulses can be controlled independ...
|
|
JP4404270B2 |
After an output signal S4 is level-inverted, first and second shorting FETs 55, 56 as a level-inversion inhibiting circuit inhibit level-inversion so that the signal is maintained to the inverted state. Thereafter the inhibition of level...
|
|
JP4395988B2 |
|
|
JP4385320B2 |
|
|
JP2009290857A |
To provide a semiconductor device for achieving digital PWM control, in which a time resolution is improved without requiring a high-speed clock.A semiconductor device includes: a voltage-control-type clock generation circuit having a pl...
|
|
JP4380179B2 |
|
|
JP4376611B2 |
The frequency modulation circuit includes: a phase shift section for receiving a multiphase clock signal composed of a plurality of clock signals having a predetermined phase difference therebetween and shifting the phase of the multipha...
|
|
JP4368920B2 |
A method and apparatus having a digital pulse width modulation generator with integral noise shaping is provided. The apparatus for generating a digital pulse width modulation signal includes a random period signal generator, a noise sha...
|
|
JP4365811B2 |
The present invention relates to a method for pulse placement to form a binary pulse signal, said binary pulse signal having a constant pulse rate being reciprocal of a constant pulse rate period (TR), comprising the steps of generating ...
|
|
JP4368787B2 |
Pulse-width modulation signal generating device and method for the same that can generate multiple pulse-width modulation signals with different overall lengths wherein only a small amount of data is stored in storage means and duty cycl...
|
|
JP4369422B2 |
Method and system are disclosed for automated calibration of the VCO gain in phase modulators. The method and system of the invention comprises synthesizing, in a phase modulator, a signal having a given output frequency using a controll...
|
|
JP4366540B2 |
A pulse width modulation circuit of the present invention changes a voltage of a charging circuit based on an input signal voltage and in synchronization with a first switching signal; changes, during a predetermined second period follow...
|
|
JP4350655B2 |
|
|
JP4342552B2 |
A modulated pulse wave requires a pulse width of 1 nsec or less, but it is difficult that a PIN diode, which is conventionally used treats such a modulated pulse wave with narrow pulse width. In order to solve such a problem, it is an ob...
|
|
JP4339300B2 |
The invention provides a pulse modulation photodetector, which detects, by projecting pulsed light, presence or absence of a physical object based on whether the pulsed light is received or not according to passage of the physical object...
|
|
JP4323972B2 |
|
|
JP2009530877A |
The present invention provides a method and apparatus for controlling the activation of an electronic device. For a desired activation ratio, which defines the "ON" time relative to the "OFF" time of the electronic device for a given tim...
|
|
JP4316591B2 |
Circuits, methods and apparatus that provide low-noise and high-resolution electronic circuit tuning. An exemplary embodiment of the present invention adjusts a capacitance value by pulse-width modulating a control voltage for a switch i...
|
|
JP4313760B2 |
Systems and methods are described for full bridge integral noise shaping for quantization of pulse width modulated signals. A method for full bridge integral noise shaping comprises: receiving a first and a second reference PWM signal; s...
|
|
JP4310339B2 |
The present invention, in order to enable intermittent output of an oscillation signal without essentially producing a leak in response to a pulse signal indicating a transmission timing of a radar wave, employs a configuration in which ...
|
|
JP2009171449A |
To provide a PWM signal generating circuit advantageous for reducing a chip area by enabling an inverted PWM signal to be generated, without providing an inverter circuit, even in single-end input constitution.A PWM signal generating cir...
|
|
JP4305275B2 |
|
|
JP2009165012A |
To prevent oscillation at an unwanted frequency and to materialize stable oscillation at an expected frequency.An oscillation circuit 100 comprises an oscillation element 110, an inverting amplifier 120 and a status holding circuit 130. ...
|
|
JP2009153011A |
To achieve an analog output apparatus which does not need an isolator for an output circuit setting signal.The analog output apparatus has an output circuit which receives a PWM signal representing an analog value transmitted from a host...
|
|
JP2009152871A |
To control a frequency of a clock signal required for generation of a PWM signal required for performing control in consideration of visual characteristics and aural characteristics of human beings to reduce power consumption when the PW...
|
|
JP4272593B2 |
To provide a digital modulation system using an orthogonal code modified to reduce autocorrelation. The digital modulation system uses the modified orthogonal code having reduced autocorrelation sidelobes to enhance multi-path performanc...
|
|
JP4271039B2 |
A modulated ultra wideband pulse generation system is provided. The system comprises a pulse waveform generator circuit operable to generate an on-off pulse waveform, and a modulating circuit operable to receive a modulating signal and t...
|
|
JP4266318B2 |
|
|
JP4264354B2 |
The present invention relates to a method and apparatus of processing digital power with pulse area modulation. This apparatus is composed of a front end circuit (1), a double limit delay comparison circuit (2), an integrating circuit (7...
|
|
JP4258078B2 |
|
|
JP4258333B2 |
A remote control signal transmitter. A movable contact section includes a plurality of movable contacts and has elasticity. A wiring substrate has a movable contact section thereon. A crystal oscillator is mounted on the wiring substrate...
|
|
JP4249130B2 |
A signal generator has matched reference ( 4 ) and modulation ( 6 ) ramp circuits, each including current source ( 8, 32 ), capacitance ( 10 ) charged by the current source, voltage detector ( 18 ) and switch ( 24 ). The output of one of...
|
|
JP2009514347A |
A night vision system comprising a power system having a low voltage unit coupled to a high voltage unit; the low voltage unit including a low voltage controller generating a pulse width code; the high voltage unit including an opto-isol...
|
|
JP4238240B2 |
Brightness control circuits and drivers and display devices using the same. In the brightness control circuit, a current digital-to-analog converter (DAC) receives a digital code and generates a control current, and an one-shot circuit i...
|
|
JP2009510920A |
The present invention relates to digital-to-analog conversion. In particular, it has application to conversion of pulse code modulated signals, such as used in CDs and DVDs, to a pulse width modulated or analog signal.
|
|
JP4237230B2 |
In a pulse width modulation method of the present invention, a digital signal is modulated and a pulse width modulation signal is generated in a pulse width modulator by using a digital signal output unit and the pulse width modulator Th...
|
|
JP2009050012A |
To provide a full-logic formation-enabled PWM control system in which a PWM cycle can be varied and a duty ratio can be configured according to load operation conditions.This system is provided with a PWM fundamental wave generation mean...
|
|
JP2009033554A |
To provide a pulse width controller capable of controlling pulse width of a pulse width modulation signal with high precision.The pulse width controller 1 comprises: a counter 2 for counting clocks; a zero discrimination device 3 for out...
|
|
JP4221302B2 |
A method and apparatus for a pulse width modulated (PWM) signal (30, 130) is provided. The input is a digital signal which is a modulated signal (24, 124). In the illustrated form, the modulated input signal is either a PDM signal or a P...
|
|
JP4215509B2 |
A wireless digital transmission and receiving method combines phase reversal keying with pulse position modulation. Modulation of a transmitted signal implements pulses that are of extremely short duration to indicate ones and zeros. The...
|
|
JP4211465B2 |
|
|
JP2009010623A |
To provide an oscillator circuit which can only change the frequency while fixing the pulse width.The oscillator circuit 100 generates a pulse signal Sout. A charging and discharging circuit 10 is switched over between a state of chargin...
|
|
JP4204655B2 |
A microcomputer capable of outputting pulses in which an arithmetic processing unit outputs pulse control data according to the receiving of a trigger signal transferred from a trigger circuit, a data latch circuit latches each kind of p...
|
|
JP2008301017A |
To provide a digital pulse width modulation apparatus capable of improving the resolution of pulse width modulation without using a clock of a high frequency.The pulse width modulation apparatus using two clocks, i.e. a clock A (100) hav...
|
|
JP2008293167A |
To properly maintain data communication with a reader/writer.An IC tag 20 is provided with a random number generation circuit 26 for generating a basic clock signal CL for a logic control circuit 25; a transmission means for repeatedly t...
|
|
JP2008294735A |
To provide an analog signal selecting circuit which is composed of a simple circuit and selects a desired analog signal from a plurality of analog signals.An analog signal selecting circuit has a plurality of comparators (2a-2c) which ar...
|
|
JP4185495B2 |
A digital to analog converter including a noise shaping modulator for modulating an input digital data stream, a plurality of output elements for generating a plurality of intermediate data streams from a modulated output stream from the...
|
