| Document |
Document Title |
|
JP2619650B2 |
|
|
JP2611542B2 |
Judgment means (104,106,108) provides a first output alternating signal to a DIVIDED 2 frequency-divider (111) and also a frequency-division control signal at a first level to operate the DIVIDED 2 frequency-divider, when a first input a...
|
|
JPH09128988A |
To provide a non-volatile counter circuit which can secure the number of countable times being larger than the number of possible times of rewriting of an used non-volatile memory. This circuit is constituted of a selection circuit 15 in...
|
|
JPH09130255A |
To generate pulses faster than the access time of a ROM. A binary counter 1 outputs output (a) to a decoding circuit 3 and outputs remaining output (b) to the ROM 2 as an address. In the ROM 2, information to be outputted as the pulses i...
|
|
JP2608281B2 |
|
|
JP2605283B2 |
|
|
JP2603745B2 |
|
|
JP2603005B2 |
|
|
JP2602146B2 |
PURPOSE: To use one preset counter as two preset counters by using one digital switch as a setter also as a preset device for a preset value register. CONSTITUTION: The setting of a desired numeric value on the preset value register 10 i...
|
|
JPH09102734A |
To provide an inexpensive changeover switch of high operability by using a lever switch and a push-button switch applied to a unidirectional circulating switch to construct a bidirectional circulating switch. A shift key switch 101 is tu...
|
|
JPH0983353A |
To secure almost the same duty ratio for the frequency divided output signals despite the odd frequency division and also to attain a fast frequency dividing operation. A D flip-flop 11 operates at the rise of a clock CK and sets its out...
|
|
JP2590410B2 |
|
|
JP2586462B2 |
|
|
JP2586375B2 |
PURPOSE: To realize an operating test for a counter in an integrated circuit with addition of a very small amount of hardware and less number of test pins and a few number of test patterns. CONSTITUTION: A register 1 latches the count re...
|
|
JPH0955654A |
To increase the number of digits even when a device with a slow operating speed is employed by giving a carry signal to a 1-bit counter via a D-flip-flop. D-flip-flop circuits DFF 112-115 buffer signals P0-P3 and output signals at one-pr...
|
|
JPH0946221A |
To provide circuit constitution with a small number of parts by setting the power voltage of an electronic circuit to be the input signal of a logic circuit in a frequency divider and turning off the output of the frequency divider in ac...
|
|
JPH0943281A |
To realize a wider measuring range and higher resolutions simultaneously by arranging a counting clock to allow automatic changeover between a low speed clock and a high speed clock. This counting apparatus is provided with a pre-scaler ...
|
|
JPH0933579A |
To realize a frequency measuring circuit of pulses in a smaller scale. A frequency dividing circuit 12 detects a falling edge of an input pulse IN to generate a frequency dividing signal S12 which has the 'H' or 'L' period the same as th...
|
|
JPH0936731A |
To set an optional initial value and to reduce power consumption by leading out only one data terminal. A count setting signal is fed to a data terminal D0 by connecting a least significant bit output terminal Q0 of an n-bit counter 1 to...
|
|
JP2578802B2 |
|
|
JP2577134B2 |
A programmable counter or frequency divider includes the combination of a fixed modulus prescaler (110) and a programmable divider (120, 130, 140, 150, 160) in which the prescaler provides more than a single clock phase to the programmab...
|
|
JPH0921893A |
To measure a pulse width of an external signal by selecting measurement of a positive cycle or a negative cycle of an external signal pulse by control of an edge trigger controller. A positive edge detecting circuit 20 and a negative edg...
|
|
JPH0923152A |
To mechanically increase the number of counts by time-dividedly transferring counter data of prescribed timing from a memory storing counter data of all timing. When a clock CLK3 generated by a clock generating circuit is applied to an o...
|
|
JPH098649A |
PURPOSE: To provide a counter circuit, with which the count error of a count pulse inputted simultaneously with the initial value setting of a counter can be prevented, suitable for an error counter for transmission line monitor or the l...
|
|
JP2569153B2 |
There is disclosed an electric balance with a sensor (2), a digital signal processing unit (4), a digital display (5) and switching means (6) which suppress the leading zeros in the digital display by a control means (7) which activates ...
|
|
JP2569589B2 |
Disclosed is a combination of a counter operating in response to an input signal, a latch circuit for latching the output of the counter and a read-command signal inhibiting circuit controlling the latch circuit so as not to effect the l...
|
|
JP2567096B2 |
PURPOSE:To attain low power consumption by providing an oscillation detection circuit, a memory circuit, a control circuit, a selection circuit, a power source switching circuit, and a counter circuit. CONSTITUTION:The power source circu...
|
|
JP2563888B2 |
Power dissipation of a CMOS circuit such as a microprocessor is reduced by dynamically slowing down the microprocessor clock during selected system operations such as hold, wait, or AT peripheral bus access cycles. The microprocessor clo...
|
|
JPH08330946A |
PURPOSE: To provide a time count circuit which can measure the pulse intervals of pulse signals with high accuracy and small power consumption. CONSTITUTION: This time count circuit is provided with an inverter ring 11 which consists of ...
|
|
JP2563460B2 |
A 1.2 mu m CMOS binary counter having a 200 MHz clock rate comprises a 4-bit counting section that may be concatenated in multiple 4-bit sections. Each bit stage within a 4-bit counter section uses the current state of such stage to dete...
|
|
JP2561649B2 |
|
|
JP2560688B2 |
|
|
JPH08316825A |
To attain time measurement having an accuracy of (1-f) second order, when (f) is operation frequency in a high-speed counting system operating at a frequency >=about 800 MHz. The least significant bit(LSB) of a counter 12 is driven by th...
|
|
JP2558152B2 |
|
|
JPH08307247A |
To provide an N+1 frequency dividing counter which has a 50% duty cycle against all count values N and can be applied when the N is zero without requiring an excessive circuit. An N+1 frequency dividing counter 20 is provided with a bina...
|
|
JPH08307261A |
PURPOSE: To realize a setting circuit for a frequency division ratio of a PLL with a simple configuration. CONSTITUTION: A register 361 to which data of a channel number are loaded is provided. A 1st latch 363 is provided, which latches ...
|
|
JP2553568B2 |
|
|
JP2553350B2 |
|
|
JP2554064B2 |
|
|
JPH08298455A |
PURPOSE: To prevent option key input errors through the use of a key protect function by processing the input in response to a valid/inhibit state corresponding to the key and the switching state of a protect switch. CONSTITUTION: The pr...
|
|
JP2550689B2 |
|
|
JPH08286756A |
PURPOSE: To provide the deviation counter where hardware is not complicated and there are less retsrictions on a maximum response frequency. CONSTITUTION: When the extent of deviation between a command pulse commanding the + or - directi...
|
|
JPH08288836A |
PURPOSE: To reduce a scale of a random timer circuit by using only a PN pattern generation circuit and a holding circuit. CONSTITUTION: A PN pattern generation circuit 10 generates an n-bit PN pattern X. A holding circuit 20 latches the ...
|
|
JPH08285969A |
PURPOSE: To extend life depending on low-consumption current by a constant voltage which matches most timepiece specification, and to improve frequency stability when using a battery with a large voltage fluctuation. CONSTITUTION: A crys...
|
|
JP2548784B2 |
|
|
JP2546834B2 |
PURPOSE:To prevent erroneous action even when AC noise is inputted which cannot be removed by a digital filter by resetting forcibly a digital filter when a negative voltage of a prescribed value or below is inputted to an input terminal...
|
|
JPH08274627A |
PURPOSE: To prevent the miscounting so as to enable a user to set a proper counting speed in response to the count inputs to be actually counted by the user by setting the highest counting speed according to an input speed and counting t...
|
|
JP2543108B2 |
|
|
JPH08265139A |
PURPOSE: To obtain the counter circuit in which a time required for correcting a count is reduced and the count is corrected incrementaly or decrementally and the timer circuit provided with the counter circuit. CONSTITUTION: A deviation...
|
|
JPH08265138A |
PURPOSE: To use a count before the replacement of a battery or a counter succeedingly even after the replacement. CONSTITUTION: The counter is provided with a fast feed button 5 operated to feed a count of a counter at a high speed and a...
|
